Apply now

Posted 18 months ago

Senior ASIC Verification Engineer

@ Talentlab

Ottawa, Ontario

Hybrid
Apply now
SIGNALS

Overview

Talentlab is hiring a Senior ASIC Verification Engineer in Ottawa for a client that makes optical fiber transmission solutions. The role builds verification strategies, testbenches and test plans for high-speed digital components, and the posting requires on-site work at least three days per week.

Responsibilities:

  • Develop verification strategies, test plans and testbenches using SystemVerilog UVM and/or C
  • Apply formal verification, functional coverage and simulation techniques
  • Debug failures, monitor regression tests and report status
  • Collaborate with digital designers, verification engineers and architects

Requirements summary:

  • Engineering degree (BEng/BSc or MEng/MSc) in Electrical, Computer or related field
  • Proven experience in digital verification and simulation
  • Knowledge of formal verification and functional coverage
  • Familiarity with OTN, B100G and Ethernet protocols
  • Proficiency in Python, C/C++, SystemC, Make, bash or object-oriented programming
  • Based in Ottawa and on-site at least three days per week

Tools & skills

Benefits mentioned

Vision
Source and dates

Source type not verified · cats

Employer posting date
2025-05-03
First seen by our source
2026-10-15
Source record updated
2026-11-05

These dates describe the source record, not a live verification that the employer is still hiring. Check the original posting.

Job details

SenioritySenior
DepartmentEngineering
Travelair: none · ground: none
Work settingOffice
PositionMostly sitting
Physical demandsphysical low · computer high
LanguagesEnglish
EducationBachelor’s degree (required), Master’s degree (preferred)
Fields of studyElectrical Engineering, Computer Engineering, Computer Science

Summary and details written by AI from the posting; the employer’s posting is the authority.

Talentlab

FieldValue
Open jobs on Jobsy26
Job description

Senior ASIC Verification Engineer | Ottawa (Hybrid)
Our client is a global leader in cutting-edge optical fiber transmission solutions and a long-standing innovator in the telecommunications industry. Their products have been instrumental in driving high-performance, next-generation networking technologies. As they continue to invest in R&D and technical excellence, they are looking to add a Senior ASIC Verification Engineer to their team in Ottawa.

What You’ll Do:

  • Contribute to the development and verification of high-speed digital components used in advanced optical transmission systems

  • Collaborate with digital designers, verification engineers, and architects to validate functional blocks and subsystems for next-gen networking products

  • Develop verification strategies, test plans, and testbenches using SystemVerilog UVM and/or C

  • Apply formal verification, functional coverage, and simulation techniques to ensure comprehensive validation

  • Debug failures, monitor regression tests, and report status updates

  • Work cross-functionally with system engineers to understand architecture and functional requirements

What You Bring:

  • A degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field (BEng/BSc or MEng/MSc)

  • Proven experience in digital verification and simulation techniques

  • Knowledge of formal verification methods and functional coverage strategies

  • Familiarity with protocols such as OTN, B100G, and Ethernet

  • Proficiency in one or more of the following: Python, C/C++, SystemC, Make, bash, or object-oriented programming

  • Strong communication skills and the ability to work independently as well as part of a team

  • Candidates must be based in Ottawa and available to work on-site at least three days per week

Please reach out to [email protected] directly if you feel you're a good fit for the role, or are interested in learning more.

Similar jobs

  • ASIC Verification Engineer, AI Networking IP

    Ottawa, ON
    Full Time

    Advanced Micro Devices, Inc

    Candidates need a bachelor's or master's degree in computer or electrical engineering, plus interest in ASIC verification and digital design. Experience with SystemVerilog, C or C++, and scripting languages such as Python or Perl is an asset.

    SystemVerilog, UVM, Claude Code, Codex, Python, Perl

  • ASIC Verification Engineer, AI Networking IP

    Ottawa, ON
    Full Time

    AMD, Inc.

    Candidates need a bachelor's or master's in computer or electrical engineering and an understanding of digital design. Experience with SystemVerilog, C or C++, and scripting such as Python or Perl is preferred.

    SystemVerilog, UVM, Claude Code, Codex, Python, Perl

  • Senior ASIC Verification Engineer

    Kanata, ON
    Full Time

    Myticas Consulting

    8+ YOECandidates need a related engineering degree, 8+ years of ASIC or SoC verification experience, and strong SystemVerilog, UVM and Python skills. Experience with SVA, functional coverage and formal verification tools is also needed.

    SystemVerilog, UVM, Python, Code coverage tools, Formal verification tools

  • ASIC Verification Engineer (7745)

    Ottawa, ON

    TSMC

    5+ YOECandidates need a master's or PhD in electrical or computer engineering and 5-10 years of digital verification experience. They should be strong in SystemVerilog, UVM, assertions, Unix/Linux and EDA tools such as VCS or Incisive.

    Synopsys VCS, Cadence Incisive, UVM, Unix/Linux

  • ASIC Verification Engineer

    Ottawa, ON
    HybridFull Time

    Nokia

    8+ YOECandidates need a Bachelor's in CS or EE and 8+ years in ASIC verification. They must know SystemVerilog, UVM, Python, assertions, functional coverage and formal verification tools.

    UVM, Python, code coverage tools, formal verification tools

  • Senior ASIC Verification Engineer, Coherent High Speed Interconnect

    Toronto, ON
    Full Time

    NVIDIA Canada Dev. Inc.

    3+ YOECandidates need a Bachelor's or Master's degree or equivalent experience, plus 3+ years of verification work. Strong SystemVerilog and UVM skills, C++ and scripting, and coherent interconnect experience are expected.

    UVM, C++, VCS, Debussy, GDB

  • Senior ASIC Verification Engineer, onsite Kanata

    Ottawa, ON
    $109k–$174k/yrFull Time

    Ciena Canada ULC

    Ciena Canada ULC needs candidates with an engineering or science degree at the BEng/BSc or MEng/MSc level and familiarity with formal verification. Candidates should know standards such as OTN, B100G and Ethernet, and programming in Python, C, C++ or SystemC.

    Python, C, C++, Make, bash

Locations & environments

Locations

All of CanadaRemote · Hybrid · On-site · Field

Pro tip: add remote jobs to widen your search.

Exclude locations

Workplace type

Company jobs in these results

These are this company’s jobs loaded in your current search. The company may have more openings.