Apply now

Posted 9 days ago

ASIC Design Verification Engineer

@ LanceSoft, Inc.

Markham, Ontario

Contract
Apply now
SIGNALS

Requirements summary:

  • Key Requirements:
  • Experience: 8+ years preferred
  • Candidates with 5–6 years of experience may also be considered as a second priority .
  • Strong experience in:
  • Firmware Verification — required
  • Display IP Verification experience is a plus.
Source and dates

Source type not verified · apify-linkedin

Employer posting date
2026-11-01
First seen by our source
2026-11-11
Source record updated
2026-11-11

These dates describe the source record, not a live verification that the employer is still hiring. Check the original posting.

LanceSoft, Inc.

FieldValue
Open jobs on Jobsy11
Job description

Job Title - ASIC Design Verification Engineer

Job Location - Markham Canada

Job Description -

Work Arrangement: Hybrid/Onsite – 3 days onsite + 2 days remote (Initially 5 days onsite)

Key Requirements:

  • Experience: 8+ years preferred
  • Candidates with 5–6 years of experience may also be considered as a second priority.
  • Strong experience in:
  • ASIC/SOC Verification
  • Design Block Verification
  • Test Plan Development
  • SystemVerilog
  • UVM Test Case Development
  • Firmware Verification — required
  • Assertions
  • Coverage Points
  • Display IP Verification experience is a plus.

Work Location/Mode:

  • Hybrid/Onsite role
  • 3 days onsite + 2 days remote per week

Similar jobs

  • Sr ASIC Design Verification Engineer, Low Power AI

    Markham, ON
    On-site

    Qualcomm Canada ULC

    2+ YOEQualcomm Canada ULC needs candidates with a bachelor's, master's or PhD and 2 to 4+ years of ASIC work, depending on degree. Expert skill in Verilog, SystemVerilog, UVM and C, plus a deep understanding of ASIC/VLSI concepts, is required.

    SystemVerilog, UVM, Verilog, VHDL, SystemC, Perl

    Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

    Markham, ON
    On-site

    Qualcomm Canada ULC

    4+ YOECandidates need an engineering degree and, for senior roles, several years of ASIC design or verification experience. Strong skills in UVM, SystemVerilog, digital logic and scripting in Python or CShell are expected, along with good problem solving and communication.

    SystemVerilog, UVM, Python, CShell

  • Senior ASIC Design Verification Engineer

    Toronto, ON

    Talentlab

    2+ YOECandidates need a Bachelor's in electrical engineering (a Master's is preferred) and 2+ years supporting complex SoC silicon for server, storage or networking. They must have hands-on UVM, C/C++ and System Verilog experience, plus experience with third-party protocol VIPs such as PCIe, Ethernet and DDR.

    System Verilog, UVM, Perl, Python

  • Senior ASIC Design Verification Engineer - LPU

    Remote in Canada
    RemoteFull Time

    NVIDIA Canada Dev. Inc.

    8+ YOECandidates need a bachelor's degree in electrical engineering, computer science or computer engineering, or equivalent experience, plus 8 or more years in the industry. They need strong skills in SystemVerilog, UVM and chip design tools.

    VCS, Verdi, SystemVerilog, UVM, Perl, Python

  • Senior ASIC Design Verification Engineer

    Remote in Canada
    Remote

    Ethernovia, Inc.

    10+ YOECandidates need a BS or MS in electrical engineering, computer science or a related field, and at least 10 years of ASIC verification experience. Required skills include SystemVerilog, UVM, Python, TCL and C/C++, plus strong debugging and communication abilities.

    Verilog, UVM, Python, TCL, C/C++, SystemC

Locations & environments

Locations

All of CanadaRemote · Hybrid · On-site · Field

Pro tip: add remote jobs to widen your search.

Exclude locations

Workplace type

Company jobs in these results

These are this company’s jobs loaded in your current search. The company may have more openings.