Apply now

Posted 3 months ago

Design Verification Engineer

@ AMD, Inc.

Markham, Ontario

Full-time
Apply now
SIGNALS

Overview

AMD is hiring a Silicon Design Verification Engineer in Markham, ON, to verify IP blocks and subsystems for custom hardware accelerators used in servers, datacenters, client and embedded products. The role covers owning test plans, leading regression triage and mentoring engineers, with full-time employment and no schedule or pay stated.

Responsibilities:

  • Build and maintain block- and subsystem-level IP verification testbenches
  • Own detailed test plans for new features across multiple blocks
  • Lead regression triage, debug complex simulations and drive verification closure
  • Deploy UVM, formal and AI-assisted verification flows
  • Mentor junior and mid-level engineers on verification best practices

Requirements summary:

  • Advanced ASIC functional verification experience
  • Extensive hardware verification across multiple projects or tapeouts
  • Proficiency in Verilog, SystemVerilog and UVM
  • Scripting skills in Perl, Python or Ruby
  • Bachelor's or Master's in Computer or Electrical Engineering

Tools & skills

Source and dates

Employer career site / ATS feed · icims

Employer posting date
2026-08-20
First seen by our source
2026-10-14
Source record updated
2026-10-21

These dates describe the source record, not a live verification that the employer is still hiring. Check the original posting.

Job details

SenioritySenior
DepartmentSoftware development
Hours per week40 (estimated)
Work settingOffice
PositionMostly sitting
Physical demandsphysical low · computer high
LanguagesEnglish
EducationBachelor’s degree (preferred), Master’s degree (preferred)
Fields of studyComputer Engineering, Electrical Engineering

Summary and details written by AI from the posting; the employer’s posting is the authority.

AMD, Inc.

FieldValue
Open jobs on Jobsy104
Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

Responsibilities

THE ROLE:

The Data Accelerator (DACC) team at AMD is seeking an experienced Silicon Design Verification Engineer to take a significant role across multiple aspects of IP verification. This is an excellent opportunity to drive next generation technologies that are part of AMD’s products powering Servers, Datacenters, Client and Embedded markets. You will join one of the fastest-growing areas of adding custom hardware offload engines to support complex operations like encryption, authentication, compression, GPU/CPU compute offloads & virtual machines live migration. This is a tremendous opportunity to shape the rapidly expanding domain of custom hardware accelerators. The Design Verification (DV) group within this team is responsible for developing a scalable DV flow and environment with emphasis on automation (including AI-driven verification), power and performance verification (PPV) and emulation support. You will help define this strategy and mentor other engineers. Our management fosters continuous technical innovation and career development.

THE PERSON:

Highly skilled in advanced ASIC Functional Verification techniques and planning, with a track record of owning complex verification challenges independently. Passionate about mentoring junior engineers, exploring new designs and implementation techniques and driving improvements to team methodology. The candidate enjoys an environment where everyone in the team can grow and develop with a sense of global team spirit. Strong analytical thinking and problem-solving skills, excellent attention to detail, and comfort operating with significant autonomy.

KEY RESPONSIBILITIES:

  • Architect, develop, and maintain block- and subsystem-level IP verification testbenches, test methodology and infrastructure, setting technical direction for the team
  • Own detailed test plans for covering new features across multiple blocks and drive test plan reviews with cross-functional stakeholders
  • Lead triage of regressions, debug complex simulations, analyze coverage, and drive resolution of technical issues with design, verification and other teams to achieve verification closure
  • Deploy and help evolve industry leading verification methodologies such as UVM, formal verification, and AI-assisted verification flows
  • Take end to end ownership of key features across multiple projects, and mentor junior and mid-level engineers on verification best practices
  • Reproduce silicon functional bugs in simulations and/or formal verification tools
  • Conduct code reviews and help establish coding and verification standards for the team

PREFERRED EXPERIENCE:

  • Extensive hands-on hardware verification experience across multiple projects or tapeouts
  • Proficient in Verilog, System Verilog, UVM and working in Linux and Windows environments
  • Experience applying AI agents and skills to functional verification, and evaluating new AI-based verification tools for team-wide adoption
  • Excellent programming skills
  • Familiarity with Makefiles, scripting languages like perl, python, ruby etc.

HIGHLY DESIREABLE EXPERIENCE – AI/ML FOR VERIFICATION:

  • Experience building or driving adoption of AI-assisted or agentic verification flows (e.g., LLM-generated UVM sequences/assertions, AI-assisted debug and log triage, automated root-cause analysis)
  • Track record of applying machine learning or data-driven techniques to coverage closure, regression prioritization, or bug prediction
  • Ability to evaluate, pilot, and champion emerging AI/ML verification tools and methodologies within a broader DV organization

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in Computer or Electrical Engineering with industry verification experience

LOCATION: Markham, ON

#LI-SL3

Qualifications

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Similar jobs

  • Design Verification Engineer - Fully Remote | Upto $175/hr

    Toronto, ON
    $100–$175/hr

    Mercor

    3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog/SystemVerilog and UVM skills, and solid knowledge of digital design fundamentals. They also need ASIC design flow experience and the ability to write clear design documentation.

    Verilog, SystemVerilog, UVM, EDA tools

  • Senior Design Verification Engineer

    Toronto, ON

    Talentlab

    3+ YOETalentlab needs candidates with 3 to 8 years of design verification experience and strong SystemVerilog and UVM skills. Experience with SerDes, DSP or mixed-signal designs is needed, and Ethernet and PCIe knowledge is a strong plus.

    SystemVerilog, UVM, Python, Perl, C/C++, GNU Make

  • Design Verification Engineer, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    4+ YOECandidates need a bachelor's degree in electrical engineering or a related field and at least 4 years of design verification experience using constrained-random simulation such as UVM. Strong debugging skills across IP, SoC and full-system levels are required.

    UVM, Python, Perl, C++

    Design Verification Engineer - technical lead, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    8+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 8+ years of constrained-random verification experience (such as UVM), including testbench development. Experience across IP, SoC and full-system verification, plus formal, emulation or scripting skills, is highly desired.

    UVM, formal verification tools, emulation platforms, Python, Perl

  • Design Verification Engineer

    Markham, ON
    Full Time

    Advanced Micro Devices, Inc

    Candidates need hands-on hardware verification experience across multiple projects or tapeouts, with SystemVerilog, UVM, Verilog and scripting skills. A Bachelor's or Master's in Computer or Electrical Engineering is expected.

    UVM, Verilog, Makefiles, Perl, Python, Ruby

  • Senior Design/Verification Engineer

    Burlington, ON +1
    Full Time

    Semtech_Canada_Corporation

    5+ YOECandidates need a B.Sc. in Electrical or Computer Engineering and 5+ years of industry experience, with expert knowledge of constrained random verification (UVM, OVM, AVM or VMM) and SystemVerilog. Scripting skills in Python, TCL, Perl or C and working knowledge of Linux are also required.

    SystemVerilog, UVM, Python, TCL, Perl, Linux

  • Senior Design Verification Engineer

    Toronto, ON

    Astera Labs: Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.

    2+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 2 to 5 years of verifying complex chips. Hands-on SystemVerilog, UVM and C/C++ experience, including C/C++ integration with SystemVerilog, is required, as is authorization to work in Canada.

    SystemVerilog, UVM, C/C++, Python, Perl, FPGA emulation platform

Locations & environments

Locations

All of CanadaRemote · Hybrid · On-site · Field

Pro tip: add remote jobs to widen your search.

Exclude locations

Workplace type

Company jobs in these results

These are this company’s jobs loaded in your current search. The company may have more openings.