Apply now

Posted 2 months ago

Design Verification Engineer, Annapurna Labs

@ Amazon Development Centre Canada ULC

Toronto, Ontario

Full-time4+ years experience
Apply now
SIGNALS

Overview

Amazon Development Centre Canada ULC is hiring a Design Verification Engineer for its Annapurna Labs Custom Silicon team in Toronto. The role owns verification plans and environments for high-speed I/O and scale-up/out components at sub-system and chip level for AWS machine learning accelerators. The base salary range is 120,800 to 201,700 CAD annually.

Responsibilities:

  • Own verification plans for sub-system and chip-level components
  • Build verification environments with advanced simulation methodologies
  • Define and execute system-level test scenarios and corner cases
  • Drive coverage closure and verification sign-off

Requirements summary:

  • Bachelor's degree in electrical engineering or related field
  • 4+ years of design verification experience with UVM or constrained-random simulation
  • Strong debugging skills across IP, SoC and system levels
  • Preferred: Python or Perl, C/C++, AMBA AXI/AHB/APB, PCIe, UCIe

Tools & skills

Benefits mentioned

Health insuranceDentalVisionLife insuranceRetirement planPaid time offStock options
Source and dates

Source type not verified · amazon

Employer posting date
2026-08-25
First seen by our source
2026-10-10
Source record updated
2026-11-06

These dates describe the source record, not a live verification that the employer is still hiring. Check the original posting.

Job details

SeniorityMid level
DepartmentQuality assurance
Experience4+ years
Hours per week40 (estimated)
Work settingOffice
PositionMostly sitting
Physical demandsphysical low · computer high
LanguagesEnglish
EducationBachelor’s degree (required)
Fields of studyElectrical Engineering
Perks mentionedGenerous paid time off, Retirement plan, Performance bonus, Stock or equity

Summary and details written by AI from the posting; the employer’s posting is the authority.

Amazon Development Centre Canada ULC

FieldValue
Open jobs on Jobsy158
Job description

Description

Amazon is the world’s most comprehensive and broadly adopted cloud platform, and our Custom Silicon organization is revolutionizing how we deliver cloud services to our customers. You’ll be part of a team that drives innovation in custom chip development, directly impacting the future of cloud computing.

As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be developing hardware solution for AWS data center including AWS Inferentia,Trainium systems - custom designed machine learning data center accelerator.

We are looking for a passionate Design Verification Engineer to join our newly formed team responsible for verifying high-speed I/O and scale-up/out components across the SoC. You will take full ownership of delivering comprehensive verification solutions at a sub-system/chip level, with strong emphasis on system-wide implications and interactions. This role requires developing and implementing verification environments using state-of-the-art simulation methodology. You will create robust test scenarios and collaborate closely with design, architecture, and software teams to ensure thorough coverage of hardware-software interfaces and cross-module functionality.

Key job responsibilities
- Own the development and execution of verification plans for components at sub-system and chip levels
- Build and implement verification environments using advanced simulation methodologies and industry-standard tools
- Define, create and execute comprehensive test scenarios covering system-level flows, critical paths, and corner cases
- Drive coverage closure and verification sign-off to ensure high-quality, tape-out ready design

About the team
Inclusive Team Culture
Here at AWS, we embrace our differences. We are committed to furthering our culture of inclusion. We have ten employee-led affinity groups, reaching 40,000 employees in over 190 chapters globally. We have innovative benefit offerings, and host annual and ongoing learning experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon conferences. Amazon’s culture of inclusion is reinforced within our 16 Leadership Principles, which remind team members to seek diverse perspectives, learn and be curious, and earn trust.

Work/Life Balance
Our team puts a high value on work-life balance. It isn’t about how many hours you spend at home or at work; it’s about the flow you establish that brings energy to both parts of your life. We believe striking the right balance between your personal and professional life is critical to life-long happiness and fulfillment. We offer flexibility in working hours and encourage you to find your own balance between your work and personal lives.

Mentorship & Career Growth
Our team is dedicated to supporting new members. We have a broad mix of experience levels and tenures, and we’re building an environment that celebrates knowledge sharing and mentorship. We care about your career growth and strive to assign projects based on what will help each team member develop into a better-rounded professional and enable them to take on more complex tasks in the future.

Basic Qualifications

- Bachelor's degree in Electrical Engineering or a related field
- Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
- 4+ years of design verification experience using constrained-random simulation techniques (such as UVM)

Preferred Qualifications

- Experience with industry standard tools and scripting languages (Python or Perl) for automation
- Experience with C/C++ and Object-Oriented Programming
- Experience with AMBA protocols, for e.g. AHB/APB/AXI
- Experience with interconnect protocols, such as PCIe and UCIe

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. As a total compensation company, Amazon's package may include other elements such as sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon offers comprehensive benefits including health insurance (medical, dental, vision, prescription, basic life & AD&D insurance), Registered Retirement Savings Plan (RRSP), Deferred Profit Sharing Plan (DPSP), paid time off, and other resources to improve health and well-being. We thank all applicants for their interest, however only those interviewed will be advised as to hiring status.



CAN, ON, Toronto - 120,800.00 - 201,700.00 CAD annually

Similar jobs

  • Design Verification Engineer - Fully Remote | Upto $175/hr

    Toronto, ON
    $100–$175/hr

    Mercor

    3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog/SystemVerilog and UVM skills, and solid knowledge of digital design fundamentals. They also need ASIC design flow experience and the ability to write clear design documentation.

    Verilog, SystemVerilog, UVM, EDA tools

  • Senior Design Verification Engineer

    Toronto, ON

    Talentlab

    3+ YOETalentlab needs candidates with 3 to 8 years of design verification experience and strong SystemVerilog and UVM skills. Experience with SerDes, DSP or mixed-signal designs is needed, and Ethernet and PCIe knowledge is a strong plus.

    SystemVerilog, UVM, Python, Perl, C/C++, GNU Make

  • Design Verification Engineer

    Markham, ON
    Full Time

    AMD, Inc.

    AMD asks for advanced ASIC functional verification experience and hands-on work on multiple projects or tapeouts. Candidates need Verilog, SystemVerilog, UVM, scripting skills, and a Bachelor's or Master's in Computer or Electrical Engineering.

    Verilog, UVM, Makefiles, Perl, Python, Ruby

  • Design Verification Engineer - technical lead, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    8+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 8+ years of constrained-random verification experience (such as UVM), including testbench development. Experience across IP, SoC and full-system verification, plus formal, emulation or scripting skills, is highly desired.

    UVM, formal verification tools, emulation platforms, Python, Perl

  • Design Verification Engineer

    Markham, ON
    Full Time

    Advanced Micro Devices, Inc

    Candidates need hands-on hardware verification experience across multiple projects or tapeouts, with SystemVerilog, UVM, Verilog and scripting skills. A Bachelor's or Master's in Computer or Electrical Engineering is expected.

    UVM, Verilog, Makefiles, Perl, Python, Ruby

  • Senior Design/Verification Engineer

    Burlington, ON +1
    Full Time

    Semtech_Canada_Corporation

    5+ YOECandidates need a B.Sc. in Electrical or Computer Engineering and 5+ years of industry experience, with expert knowledge of constrained random verification (UVM, OVM, AVM or VMM) and SystemVerilog. Scripting skills in Python, TCL, Perl or C and working knowledge of Linux are also required.

    SystemVerilog, UVM, Python, TCL, Perl, Linux

  • Senior Design Verification Engineer

    Toronto, ON

    Astera Labs: Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.

    2+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 2 to 5 years of verifying complex chips. Hands-on SystemVerilog, UVM and C/C++ experience, including C/C++ integration with SystemVerilog, is required, as is authorization to work in Canada.

    SystemVerilog, UVM, C/C++, Python, Perl, FPGA emulation platform

Locations & environments

Locations

All of CanadaRemote · Hybrid · On-site · Field

Pro tip: add remote jobs to widen your search.

Exclude locations

Workplace type

Company jobs in these results

These are this company’s jobs loaded in your current search. The company may have more openings.