Apply now

Posted 2 months ago

Senior Design/Verification Engineer

@ Semtech_Canada_Corporation

Burlington, ON · Ottawa, ON

Full-time5+ years experience
Apply now
SIGNALS

Overview

Semtech is hiring a Senior Design/Verification Engineer in Burlington, ON, for its Signal Integrity Product Business Unit, working on digital IC verification for high-speed mixed signal chips. The role is full-time, requires a B.Sc. in Electrical or Computer Engineering with 5+ years of experience, and the posting states a pay range of $115,000-$130,000 CAD.

Responsibilities:

  • Functional verification of high-speed digital circuits
  • Behavioral modeling of analog and mixed-signal circuits
  • Prepare product documents, project plans and schedules
  • Provide technical guidance and mentoring to engineers
  • Support validation and qualification of end products

Requirements summary:

  • B.Sc. in Electrical or Computer Engineering, 5+ years experience
  • Expert in UVM, OVM, AVM or VMM constrained random verification
  • SystemVerilog knowledge and experience
  • Python, TCL, Perl or C scripting
  • Working knowledge of PC and Unix/Linux systems

Tools & skills

Source and dates

Employer career site / ATS feed · workday

Employer posting date
2026-09-08
First seen by our source
2026-10-08
Source record updated
2026-10-14

These dates describe the source record, not a live verification that the employer is still hiring. Check the original posting.

Job details

SenioritySenior
DepartmentEngineering
Experience5+ years
Hours per week40 (estimated)
Work settingOffice
PositionMostly sitting
Physical demandsphysical low · computer high
LanguagesEnglish
EducationBachelor’s degree (required)
Fields of studyElectrical Engineering, Computer Engineering

Summary and details written by AI from the posting; the employer’s posting is the authority.

Semtech_Canada_Corporation

FieldValue
Open jobs on Jobsy27
Job description

Location: Burlington, ON

Job Summary:

Semtech’s Signal Integrity Product Business Unit delivers high performance Signal Integrity IC’s for data communications and video broadcast industries. This role offers a rare opportunity to join a highly integrated and very collaborative group of digital, analog, and physical designers, to deliver highly integrated mixed signal IC’s.

As a key member of our Digital Design group, you will be working in a team environment contributing to development of advanced digital subsystems within mixed signal ICs. This versatile position will provide exposure to all areas of digital silicon development including definition, design, verification, and implementation.

As a member of the verification group and project team, you will provide high quality work and be accountable for helping the team meet its project milestones and objectives.

As an expert in the field of digital IC verification, you will be expected to be current in the state-of-the-art verification methods and be active in improving our process. Management will also rely on you to assist in setting company directions and driving best practices. In addition, you will provide guidance to other engineers in the development of our next generation products.

This position requires someone with a high energy level, strong communication skills and ability to work well as a part of a skilled development team.

Responsibilities:

  • Functional verification of high-speed digital circuits using a constrained random verification methodology

  • Behavioral modeling of analog circuits and mixed level simulation of analog/digital circuits

  • Create product and technical documents

  • Prepare project plans and schedules

  • Provide technical guidance of verification tasks and resources within a project team

  • Work with analog engineers, system engineers and marketing to ensure the design meets all customer and performance requirements

  • Work with Validation, Test and Product Engineers to support the validation and qualification of the end product

  • Provide leadership, guidance and mentoring to other Engineers

  • Continual improvement of design verification and productivity. Review and enhance verification methodology

Minimum Qualifications:

  • A B.Sc. degree in Electrical or Computer Engineering and minimum 5+ years relevant industry experience with a preference for more than 7 years.

  • Expert knowledge in constrained random verification using UVM, OVM, AVM, or VMM methodologies.

  • Knowledge and/or experience with object-oriented languages; SystemVerilog is preferred.

  • Experience with related programming/scripting languages (i.e., Python, TCL, Perl, C.)

  • Working knowledge of PC and Unix/Linux operating systems.

  • Knowledge of digital verification methods.

  • Strong analytical and problem-solving skills.

  • Excellent verbal and written communication skills.

  • Ability to work independently and in a team environment.

  • Excellent interpersonal and team skills.

  • Self-motivated and creative.

  • Well organized, thorough, and detail oriented.

  • Ability to multitask and prioritize multiple simultaneous responsibilities.

Career Growth Philosophy

At Semtech, we seek innovation and leadership from each and every member of our team. Our goal is to ensure that our talented professionals are equipped with support, resources, and the opportunity to excel. Our pay-for-performance philosophy provides recognition and prestige coupled with a competitive compensation package.

The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.

All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.

We may leverage Artificial Intelligence (AI) tools to enhance efficiency during candidate screening, assessment, and recruitment. Final hiring decisions remain with our Hiring Teams, not AI systems.

A reasonable estimate of the pay range for this position is $115,000-$130,000 CAD. There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements.

Similar jobs

  • Design Verification Engineer - Fully Remote | Upto $175/hr

    Toronto, ON
    $100–$175/hr

    Mercor

    3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog/SystemVerilog and UVM skills, and solid knowledge of digital design fundamentals. They also need ASIC design flow experience and the ability to write clear design documentation.

    Verilog, SystemVerilog, UVM, EDA tools

  • Senior Design Verification Engineer

    Toronto, ON

    Talentlab

    3+ YOETalentlab needs candidates with 3 to 8 years of design verification experience and strong SystemVerilog and UVM skills. Experience with SerDes, DSP or mixed-signal designs is needed, and Ethernet and PCIe knowledge is a strong plus.

    SystemVerilog, UVM, Python, Perl, C/C++, GNU Make

  • Design Verification Engineer

    Markham, ON
    Full Time

    AMD, Inc.

    AMD asks for advanced ASIC functional verification experience and hands-on work on multiple projects or tapeouts. Candidates need Verilog, SystemVerilog, UVM, scripting skills, and a Bachelor's or Master's in Computer or Electrical Engineering.

    Verilog, UVM, Makefiles, Perl, Python, Ruby

  • Design Verification Engineer, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    4+ YOECandidates need a bachelor's degree in electrical engineering or a related field and at least 4 years of design verification experience using constrained-random simulation such as UVM. Strong debugging skills across IP, SoC and full-system levels are required.

    UVM, Python, Perl, C++

    Design Verification Engineer - technical lead, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    8+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 8+ years of constrained-random verification experience (such as UVM), including testbench development. Experience across IP, SoC and full-system verification, plus formal, emulation or scripting skills, is highly desired.

    UVM, formal verification tools, emulation platforms, Python, Perl

  • Design Verification Engineer

    Markham, ON
    Full Time

    Advanced Micro Devices, Inc

    Candidates need hands-on hardware verification experience across multiple projects or tapeouts, with SystemVerilog, UVM, Verilog and scripting skills. A Bachelor's or Master's in Computer or Electrical Engineering is expected.

    UVM, Verilog, Makefiles, Perl, Python, Ruby

  • Senior Design Verification Engineer

    Toronto, ON

    Astera Labs: Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.

    2+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 2 to 5 years of verifying complex chips. Hands-on SystemVerilog, UVM and C/C++ experience, including C/C++ integration with SystemVerilog, is required, as is authorization to work in Canada.

    SystemVerilog, UVM, C/C++, Python, Perl, FPGA emulation platform

Locations & environments

Locations

All of CanadaRemote · Hybrid · On-site · Field

Pro tip: add remote jobs to widen your search.

Exclude locations

Workplace type

Company jobs in these results

These are this company’s jobs loaded in your current search. The company may have more openings.