Log in Sign up free
Apply now

Posted 8 days ago

Design Verification Engineer (PCIe)

@ HCLTech

View all jobs

Canada

Full-time
Apply now
SIGNALS

Overview

HCLTech is hiring a full-time Design Verification Engineer for PCIe in Canada. The role builds SystemVerilog and UVM verification environments to verify PCIe Gen3/Gen4/Gen5 protocols and debug design issues to closure. The posting asks for strong SystemVerilog/UVM experience and PCIe protocol knowledge.

Responsibilities:

  • Build SystemVerilog and UVM verification environments
  • Verify PCIe Gen3/Gen4/Gen5 protocol compliance
  • Create assertions, coverage models and constrained-random tests
  • Debug design and protocol issues to closure
  • Collaborate with design and architecture teams

Requirements summary:

  • Strong SystemVerilog and UVM design verification experience
  • Hands-on PCIe Gen3/Gen4/Gen5 verification
  • Knowledge of PCIe architecture, LTSSM and protocol layers
  • Exposure to AXI, APB and AHB
  • Experience with VCS, Xcelium or Questa
  • Excellent debugging and problem-solving skills

Tools & skills

SystemVerilogUVMVCSXceliumQuesta
Source and dates

Source type not verified · apify-linkedin

Employer posting date
2026-11-02
First seen by our source
2026-11-10
Source record updated
2026-11-10

These dates describe the source record, not a live verification that the employer is still hiring. Check the original posting.

Job details

DepartmentEngineering
Hours per week40 (estimated)
Travelair: none · ground: none
Work settingOffice
PositionMostly sitting
Physical demandsphysical low · computer high
LanguagesEnglish

Summary and details written by AI from the posting; the employer’s posting is the authority.

Apply now
FieldValue
Open jobs on Jobsy14
Job description

🚀 Hiring: Design Verification Engineer (PCIe) | Canada

Are you passionate about cutting-edge semiconductor and high-speed interface technologies? We are looking for a Design Verification (DV) Engineer with strong expertise in SystemVerilog (SV), UVM, and PCIe verification to join a dynamic engineering team.

Key Responsibilities:

✅ Design and develop robust verification environments using SystemVerilog and UVM

✅ Verify PCIe Gen3/Gen4/Gen5 protocols and ensure compliance with specifications

✅ Develop reusable verification components, testbenches, and methodologies

✅ Create and maintain assertions (SVA), coverage models, and constrained-random test scenarios

✅ Debug complex design and protocol issues and drive them to closure

✅ Collaborate closely with design and architecture teams

Required Skills:

  • Strong experience in Design Verification using SystemVerilog (SV) and UVM
  • Hands-on experience in PCIe Gen3/Gen4/Gen5 protocol verification
  • Strong understanding of:
  • PCIe Architecture
  • LTSSM
  • Transaction Layer
  • Data Link Layer
  • Physical Layer
  • Exposure to AXI, APB, and AHB protocols
  • Experience developing reusable verification environments and VIPs
  • Knowledge of SVA, coverage-driven verification, and constrained-random methodologies
  • Experience with simulators such as VCS, Xcelium, or Questa
  • Excellent debugging, analytical, and problem-solving skills

📩 Interested candidates can apply directly or send their updated resume. Connect with me to learn more!

#Hiring #DesignVerification #DVEngineer #SystemVerilog #UVM #PCIe #PCIeGen5 #Semiconductor #ASIC #SoC #VerificationEngineer #RTLVerification #HardwareEngineering #TechJobs #CanadaJobs #HCLTech

Similar jobs

  • Design Verification Engineer - Fully Remote | Upto $175/hr

    Toronto, ON
    $100–$175/hr

    Mercor

    3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog/SystemVerilog and UVM skills, and solid knowledge of digital design fundamentals. They also need ASIC design flow experience and the ability to write clear design documentation.

    Verilog, SystemVerilog, UVM, EDA tools

  • Senior Design Verification Engineer

    Toronto, ON

    Talentlab

    3+ YOETalentlab needs candidates with 3 to 8 years of design verification experience and strong SystemVerilog and UVM skills. Experience with SerDes, DSP or mixed-signal designs is needed, and Ethernet and PCIe knowledge is a strong plus.

    SystemVerilog, UVM, Python, Perl, C/C++, GNU Make

  • Design Verification Engineer

    Markham, ON
    Full Time

    AMD, Inc.

    AMD asks for advanced ASIC functional verification experience and hands-on work on multiple projects or tapeouts. Candidates need Verilog, SystemVerilog, UVM, scripting skills, and a Bachelor's or Master's in Computer or Electrical Engineering.

    Verilog, UVM, Makefiles, Perl, Python, Ruby

  • Design Verification Engineer, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    4+ YOECandidates need a bachelor's degree in electrical engineering or a related field and at least 4 years of design verification experience using constrained-random simulation such as UVM. Strong debugging skills across IP, SoC and full-system levels are required.

    UVM, Python, Perl, C++

    Design Verification Engineer - technical lead, Annapurna Labs

    Toronto, ON
    Full Time

    Amazon Development Centre Canada ULC

    8+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 8+ years of constrained-random verification experience (such as UVM), including testbench development. Experience across IP, SoC and full-system verification, plus formal, emulation or scripting skills, is highly desired.

    UVM, formal verification tools, emulation platforms, Python, Perl

  • Design Verification Engineer

    Markham, ON
    Full Time

    Advanced Micro Devices, Inc

    Candidates need hands-on hardware verification experience across multiple projects or tapeouts, with SystemVerilog, UVM, Verilog and scripting skills. A Bachelor's or Master's in Computer or Electrical Engineering is expected.

    UVM, Verilog, Makefiles, Perl, Python, Ruby

  • Design Verification Engineer — Memory Subsystem (Vancouver)

    Vancouver, BC
    On-site

    Qualcomm Canada ULC

    3+ YOECandidates need a bachelor's or master's degree in an engineering or computer science field and 3 to 10 years of chip or subsystem verification experience. Hands-on skill with Verilog, SystemVerilog, UVM and assertions is required, and knowledge of memory standards such as DDR, LPDDR and HBM is preferred.

    Verilog, SystemVerilog, UVM, SystemVerilog Assertions, waveform viewers

  • Senior Design/Verification Engineer

    Burlington, ON +1
    Full Time

    Semtech_Canada_Corporation

    5+ YOECandidates need a B.Sc. in Electrical or Computer Engineering and 5+ years of industry experience, with expert knowledge of constrained random verification (UVM, OVM, AVM or VMM) and SystemVerilog. Scripting skills in Python, TCL, Perl or C and working knowledge of Linux are also required.

    SystemVerilog, UVM, Python, TCL, Perl, Linux

Locations & environments

Locations

All of CanadaRemote · Hybrid · On-site · Field

Pro tip: add remote jobs to widen your search.

Exclude locations

Workplace type

Company jobs in these results

These are this company’s jobs loaded in your current search. The company may have more openings.