Design Verification Engineer
CanadaFull Time
H
HCLTech
Candidates need strong SystemVerilog and UVM verification experience and hands-on knowledge of PCIe, UCIe 2.0 and Ethernet. They must be able to own verification deliverables independently.
SystemVerilog, UVM