As of November 7, 2026, Jobsy lists 8 asic verification engineer jobs in Canada. The most active employers are Advanced Micro Devices, Inc, AMD, Inc. and Ciena Canada ULC. Skills often requested: systemverilog, python, computer engineering and c++.
No matching filters. Try another name.
8 jobs·Latest jobs · Canada··
Why we group jobs by company
Jobs from the same identified company share one card in each results page. As you load more, we merge that company’s additional jobs into its existing card, so large employers do not keep taking extra space. Use the arrows or numbered dots to browse, or View all to compare its loaded jobs and reach the company’s full list. Company pages show separate job cards.
Candidates need a bachelor's or master's degree in computer or electrical engineering, plus interest in ASIC verification and digital design. Experience with SystemVerilog, C or C++, and scripting languages such as Python or Perl is an asset.
SystemVerilog, UVM, Claude Code, Codex, Python, Perl
Candidates need a bachelor's or master's in computer or electrical engineering and an understanding of digital design. Experience with SystemVerilog, C or C++, and scripting such as Python or Perl is preferred.
SystemVerilog, UVM, Claude Code, Codex, Python, Perl
8+ YOECandidates need a related engineering degree, 8+ years of ASIC or SoC verification experience, and strong SystemVerilog, UVM and Python skills. Experience with SVA, functional coverage and formal verification tools is also needed.
Candidates need an engineering degree, proven digital verification experience, and knowledge of formal verification and functional coverage. They should also be proficient in a programming language such as Python or C/C++ and be based in Ottawa.
5+ YOECandidates need a master's or PhD in electrical or computer engineering and 5-10 years of digital verification experience. They should be strong in SystemVerilog, UVM, assertions, Unix/Linux and EDA tools such as VCS or Incisive.
8+ YOECandidates need a Bachelor's in CS or EE and 8+ years in ASIC verification. They must know SystemVerilog, UVM, Python, assertions, functional coverage and formal verification tools.
3+ YOECandidates need a Bachelor's or Master's degree or equivalent experience, plus 3+ years of verification work. Strong SystemVerilog and UVM skills, C++ and scripting, and coherent interconnect experience are expected.
Ciena Canada ULC needs candidates with an engineering or science degree at the BEng/BSc or MEng/MSc level and familiarity with formal verification. Candidates should know standards such as OTN, B100G and Ethernet, and programming in Python, C, C++ or SystemC.