Synopsys jobs

No matching filters. Try another name.

Results

• 27d

  Analog Design, Manager - 18463

  Kanata, ON

  S

  Synopsys

  8+ YOE2+ MgmtCandidates need an M.A.Sc. with 8+ years or a PhD with 6+ years of analog or mixed-signal IC design experience, plus 2+ years of people management. They must have deep Multi-Gbps SerDes expertise, transistor-level design skills, and experience with SPICE, Verilog-A and layout.

  SPICE, Verilog-A, Industry-standard simulation tools

• 27d

  Principal SI/PI Engineer - 18619

  Mississauga, ON

  S

  Synopsys

  12+ YOECandidates need a bachelor's degree (master's or PhD preferred) in electrical engineering and 12+ years of high-speed SI/PI experience on SerDes links. They also need strong skills in simulation tools, lab measurement and scripting, plus proven technical leadership.

  HSPICE, Keysight ADS, SystemVue, Ansys HFSS, SIwave, AEDT

• 27d

  Pre-Silicon Signoff Lead

  Mississauga, ON

  S

  Synopsys

  10+ YOECandidates need an MSc or PhD in electrical or computer engineering and 10+ years of industry experience. They need deep knowledge of PCIe and Ethernet, SystemVerilog, UVM and scripting, plus proven leadership and mentoring skills.

  SystemVerilog, UVM, Python, TCL, Perl, C++

• 27d

  Principal Digital Verification Engineer

  Nepean, ON

  S

  Synopsys

  12+ YOESynopsys candidates need 12+ years of verification experience with a BSc, 10+ years with an MSc, or 8+ years with a PhD. They need deep SystemVerilog and UVM skills, simulation and waveform debugging, C knowledge, assertion-based verification, and Linux scripting. Experience with LPDDR5/5X or LPDDR6 and emulation platforms is a plus.

  SystemVerilog, UVM, waveform debugger, Linux, source control, emulation platform

• 27d

  Firmware Engineering Manager

  Nepean, ON

  S

  Synopsys

  Synopsys needs candidates with a degree in computer science, electronics or a related field, and proven experience as a tech lead or engineering manager of embedded firmware teams. They must write production C for resource-constrained systems, debug RTL waveforms, and mentor engineers while communicating well with customers and stakeholders.

  Firmware, Leadership, Coaching, Team leadership, RTL, Lead a team

• 27d

  Project Engineering Management, Principal Engineer - 18617

  Mississauga, ON

  S

  Synopsys

  8+ YOECandidates need an engineering or applied science degree (or equivalent) and 8+ years of semiconductor experience. Strong project management skills, customer communication experience, and knowledge of SOC, ASIC, Silicon IP, PCIe and Ethernet are expected.

  Linux

• 27d

  ASIC Digital Design, Principal Engineer-18731

  Mississauga, ON

  S

  Synopsys

  Candidates need extensive mixed-signal ASIC or IP verification experience, strong PCIe and PCIe PHY knowledge, and hands-on SystemVerilog and UVM skills. Strong debugging and mentoring abilities are also required.

  SystemVerilog, UVM

• 27d

  Principal SerDes Architect

  Mississauga, ON

  S

  Synopsys

  10+ YOECandidates need 10+ years in high-speed analog, SerDes or optical communications, with knowledge of IEEE 802.3, OIF and PCIe optical specifications. A BS or MS in Electrical Engineering, Physics or a related field is required, and a PhD is preferred.

  ICT system integration, Troubleshooting, Regulatory compliance, Optical components, Photonics, Documentation

• 27d

  ATE Test Engineer, Sr Staff Engineer - 18756

  Nepean, ON

  S

  Synopsys

  8+ YOECandidates need 8+ years of silicon validation or ATE test experience and a degree in electrical engineering or a related field. They need strong knowledge of DDR, LPDDR and HBM protocols and JEDEC specifications, plus expertise with ATE platforms, oscilloscopes, BERTs and VB code.

  Teradyne, Advantest, LTX, Credence, Introspect, oscilloscope

• 27d

  Validation / Verification Eng, Manager - 18754

  Nepean, ON

  S

  Synopsys

  8+ YOE3+ MgmtCandidates need a Bachelor's degree in electrical engineering or a related field, 8+ years of memory interface silicon validation experience, and 3+ years managing engineering teams. Required skills include Python and C, JEDEC specifications, jitter and timing analysis, and ATE testers.

  Oscilloscopes, BERT, Network analyzers, Teradyne ATE, Advantest ATE, LTX/Credence ATE

• 27d

  Silicon Validation Engineer

  Mississauga, ON

  S

  Synopsys

  6+ YOECandidates need a Master's in electrical or electronics engineering with 6+ years of post-silicon validation experience, or a Bachelor's with 7+ years. Hands-on lab skill with BERTs, oscilloscopes, VNAs and TDRs, plus MATLAB and Python, is required.

  BERT, real-time oscilloscope, sampling oscilloscope, VNA, TDR, MATLAB

• 27d

  Senior Staff Hardware Validation Engineer

  Mississauga, ON

  S

  Synopsys

  6+ YOESynopsys needs a bachelor's degree in electrical or electronic engineering with 8 years of relevant experience, or a master's with 6 years. Candidates need lab test equipment experience, PCB fabrication house experience and skill running PI and SI simulations.

  HFSS, high-speed scopes, power meters, IR cameras, FPGA development tools, Verilog HDL

• 27d

  Silicon Validation Software Engineer (Sr Staff)

  Mississauga, ON

  S

  Synopsys

  8+ YOECandidates need 8+ years of software development in silicon validation or hardware test (or a master's with 6+ years), strong Python skills, and experience deploying validation tools. Git or GitLab, hardware debugging across the stack and lab experience are also needed.

  Python, Git, GitLab, JTAG, I2C, SPI

• 27d

  Hardware Validation Senior Engineering Manager

  Mississauga, ON

  S

  Synopsys

  10+ YOE3+ MgmtCandidates need a bachelor's degree in electrical or electronics engineering with 10+ years of experience, or a master's with 8+ years. They must have 3+ years managing engineers, full PCB design experience, and skill with signal simulation tools such as HFSS or ADS.

  HFSS, ADS, oscilloscope, spectrum analyzer, power meter, thermal camera

• 27d

  System Level Test Engineer - 18758

  Ottawa, ON

  S

  Synopsys

  3+ YOECandidates need a bachelor's or master's degree in electrical or computer engineering or a related field, plus 3 to 5 years of silicon validation or memory interface lab debug. They need hands-on bring-up experience, DRAM protocol knowledge, and Python scripting skills.

  oscilloscope, logic analyzer, protocol analyzer, BERT, VNA, Power Analyzer

• 27d

  Silicon Validation/Characterization Engineer - 18757

  Nepean, ON

  S

  Synopsys

  3+ YOECandidates need a Bachelor's or Master's in electrical or computer engineering or a related field, plus 3+ years of semiconductor validation or characterization experience. They need knowledge of DDR/LPDDR/HBM protocols and lab instruments, and skill in Python or C/C++ scripting.

  oscilloscope, logic analyzer, power analyzer, SMU, pattern generator, Automated Test Equipment (ATE)

• 27d

  Analog Design, Sr Staff Engineer - 18597

  Ottawa, ON

  S

  Synopsys

  7+ YOECandidates need an engineering or applied science degree and 7 to 12 years of semiconductor, Silicon IP or SoC experience. Strong project management, customer communication and cross-functional leadership skills are required, along with familiarity with Linux environments.

  Linux

• 27d

  Project Engineering Management, Principal Engineer

  Mississauga, ON

  S

  Synopsys

  10+ YOECandidates need an engineering degree or equivalent experience, 10+ years of customer-facing project management, and familiarity with mixed-signal IP, SoC or ASIC development. Strong communication, MS Project, Jira, UNIX/Linux and quality management system knowledge are also required.

  MS Project, Jira, UNIX, Linux

• 27d

  Hardware Validation Engineer, Sr Staff

  Nepean, ON

  S

  Synopsys

  6+ YOECandidates need 6-8+ years of high-speed hardware design and validation experience and expert Cadence Allegro skills. They also need strong signal integrity knowledge, bench debugging experience and familiarity with JTAG, I2C, SPI and UART interfaces.

  Cadence Allegro, logic analyzer, oscilloscope, VNA, spectrum analyzer, protocol analyzer

• 27d

  Senior Director R&D Engineering (Interface PHY / Ethernet SerDes)

  Ottawa, ON

  S

  Synopsys

  15+ YOESynopsys needs a candidate with a BS, MS or PhD in electrical or computer engineering, 15+ years of semiconductor development, and proven leadership of engineering teams. Ethernet SerDes experience is strongly preferred.

  Firmware, Team building, Customer service, Program management, Risk management, Decision making

• 27d

  Product Management , Staff

  Vancouver, BC

  S

  Synopsys

  5+ YOECandidates need a technical degree or equivalent experience and at least five years of product management in photonics, optics or simulation software. They should understand photonic design workflows and simulation methods such as FDTD, and have experience with tools like OptoCompiler or Lumerical.

  OptoCompiler, Lumerical

• 27d

  Sr Staff Package Design Engineer

  Nepean, ON

  S

  Synopsys

  10+ YOECandidates need 10+ years of semiconductor package design or electrical modeling experience and a bachelor's degree in electrical or electronics engineering. They must have strong skills in circuit theory, 3D EM modeling in Ansys HFSS, and clear communication in English.

  Ansys HFSS, EDA tools, Windows, Linux

• 27d

  Sr Staff PCB Design Engineer

  Markham, ON

  S

  Synopsys

  10+ YOECandidates need 10+ years of high-speed PCB design or signal integrity experience and strong circuit and transmission line theory. They also need hands-on 3D electromagnetic modelling experience with Ansys HFSS or similar tools, plus a Bachelor's degree in electrical or electronics engineering.

  Ansys HFSS, PCB layout tools, Windows, Linux

• 27d

  ASIC Digital Verification, Sr. Manager

  Mississauga, ON

  S

  Synopsys

  15+ YOECandidates need a BS or MS in EE, EC or VLSI with 15+ years of IP or SoC verification experience, and strong team leadership. They must know Verilog, SystemVerilog and UVM, and Perl or Python automation. PCIe and Ethernet knowledge is an asset.

  Verilog, SystemVerilog, UVM, Perl, Python

1 companies