No matching filters. Try another name.
EnCharge AI
12+ YOE2+ MgmtCandidates need 12+ years of DFT experience, including at least 2 years in a lead or principal role, and a bachelor's degree in a related field. Deep expertise in memory and logic test, FinFET advanced nodes, and low-power DFT is required.
Synopsys TestMAX, Siemens Tessent, Cadence Modus, ATE (Automated Test Equipment)
NUVACORE
7+ YOECandidates need a BS or MS with 15+ years of CPU design experience for leads or 7+ years for individual contributors. They must know Verilog, simulation and logic and physical design, and understand RISC-V, ARM64 or x86 ISAs.
Verilog, AI tools for RTL coding, simulation tools, emulation
Astera Labs: Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
10+ YOEAstera Labs needs a candidate with 10+ years in ASIC or SoC development, including 3+ years in technical program management. Candidates need hands-on knowledge of the chip design flow, EDA and CAD tools, and pre-silicon validation.
CAD infrastructure, Emulation platforms, FPGA prototyping platforms
Astera Labs: Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
2+ YOECandidates need a bachelor's degree in electrical or electronics engineering, 2 to 5 years of digital design experience on complex chips, and hands-on SystemVerilog or Verilog RTL skills. PCIe or Ethernet IP experience and Python or Perl scripting are also required, and candidates must be authorized to work in Canada.
SystemVerilog, Verilog, Synopsys, Cadence, Python, Perl
Tenstorrent Unlisted/Referral Jobs: Tenstorrent is a next-generation computing company that builds computers for AI.
Candidates need deep ASIC design flow expertise, strong RTL design skills and experience with static and dynamic analysis tools for high-performance hardware. Senior-level experience leading methodology improvements and collaborating across teams is expected.
Lint, CDC tools, RDC tools, DFT tools, SDC, UPF
Syntronic
Candidates need a bachelor's or master's degree in electrical engineering or a related field, plus experience with analog and digital circuit design and embedded hardware. Military or avionics experience with MIL-STD or DO-160 EMC standards is strongly sought, and an active Secret clearance or eligibility to obtain one is a plus.
Standard lab equipment, Schematic capture tools, PCB layout tools
Lightmatter
12+ YOELightmatter needs candidates with a bachelor's degree in electrical or computer engineering and 12 years of physical design experience, including 5 years of hands-on ASIC timing work. They must be skilled in Cadence or Synopsys timing tools and scripting in TCL and Python, Perl, or Shell.
Synopsys PrimeTime, Cadence Tempus
10 companies