“System Verilog” jobs in Canada – Page 7

No matching filters. Try another name.

Results

• 1mo

  FPGA Engineer

  Ottawa, ON

  $105k–$145k/yrFull Time

  

  Q-Block Computing: Imagine instruments precise enough to probe this reality—to ask whether the cosmos operates according to Nature’s own algorithms.

  4+ YOECandidates need a related engineering degree, 4+ years of professional FPGA design and verification experience, and hands-on work with Vivado, Quartus or Lattice toolchains. They also need strong high-speed digital design skills and proficiency with oscilloscopes, logic analyzers and signal generators.

  Xilinx Vivado, Intel Quartus, Lattice toolchain, oscilloscope, logic analyzer, signal generator

  1mo

  Embedded Systems Developer Intern

  Ottawa, ON

  $18–$25/hrFull Time

  

  Q-Block Computing: Imagine instruments precise enough to probe this reality—to ask whether the cosmos operates according to Nature’s own algorithms.

  Candidates need to be enrolled in an undergraduate engineering or computer science program with at least 60 credit hours completed. They need embedded experience with microcontrollers, working C or C++ skills, and familiarity with SPI, I2C or UART.

  oscilloscope, logic analyzer, multimeter, signal generator, STM32, Arduino

• 1mo

  FPGA Designer

  Newfoundland and Labrador

  

  Avalon Holographics Incorporated

  5+ YOECandidates need a Bachelor's in Electrical Engineering or a related field and 5+ years of RTL design in VHDL or Verilog. Experience with FPGA tools, DSP or video pipelines, and verification strategies is required.

  VHDL, Verilog

• 1mo

  ASIC Verification Engineer

  Ottawa, ON

  HybridFull Time

  N

  Nokia

  8+ YOECandidates need a Bachelor's in CS or EE and 8+ years in ASIC verification. They must know SystemVerilog, UVM, Python, assertions, functional coverage and formal verification tools.

  UVM, Python, code coverage tools, formal verification tools

• 1mo

  Junior Hardware Engineering Developer, FPGA

  Ottawa, ON

  HybridFull Time

  

  General Dynamics Missions System International

  Candidates need a bachelor's degree in electrical or computer engineering (recent graduates welcome), hands-on FPGA project experience, and basic VHDL or Verilog skills. They must be eligible to work in Canada and able to obtain a Canadian government security clearance.

  Xilinx Vivado, Git, oscilloscope, logic analyser, FPGA prototyping board

• 1mo

  SOC Development Engineer

  Vancouver, BC

  $134k–$201k/yrOn-siteFull Time

  

  Solidigm: Solidigm is a leading global provider of innovative NAND flash memory solutions.

  10+ YOECandidates need a bachelor's degree in electrical or computer engineering or computer science, strong debugging skills, digital logic design experience in advanced technology nodes, and verification experience with UVM or FPV. Preferred candidates have 10+ years of ASIC/SoC experience and familiarity with NVMe, PCIe, DDR or ARM standards.

  Verilog, VHDL, SystemVerilog, UVM, Jira, Confluence

• 1mo

  Firmware Engineering Contractor

  Calgary, AB

  HybridContract

  TD

  Tangent Design Engineering: Is a Calgary, Alberta based engineering firm that has been in business for 16 years helping companies create and optimize new technologies and…

  Candidates need strong embedded firmware experience in C or C++, comfort reading schematics and troubleshooting hardware, and experience with common communication protocols. They must already work as independent contractors or consultants and be able to work autonomously on defined projects.

  GitHub, MATLAB, Python

• 1mo

  ASIC Video Design Engineer

  Markham, ON

  On-siteFull Time

  

  NETINT Technologies Inc.: NETINT Technologies develops custom silicon for ultra-high-density video encoding and processing in the data center.

  Candidates need an advanced engineering degree, years of video hardware experience, and mastery of Verilog and SystemVerilog. Proven skill in logic design, micro-architecture and RTL coding is required, and DSP, multimedia or video codec hardware experience is preferred.

  Verilog

  1mo

  IC Design Engineer (BC/ ON)

  Burnaby, BC

  On-siteFull Time

  

  NETINT Technologies Inc.: NETINT Technologies develops custom silicon for ultra-high-density video encoding and processing in the data center.

  3+ YOECandidates need an MS or BS in Electrical or Computer Engineering and 3 to 5 years of IC or FPGA design experience. Strong Verilog and SystemVerilog coding, hardware debugging and verification skills are required.

  Verilog, Xilinx Vivado, FPGA

• 1mo

  Analog IC Designer

  Waterloo, ON

  Full Time

  TD

  Teledyne Digital Imaging, Inc.

  Candidates need a Bachelor's degree in Electrical Engineering, experience in analog and mixed-signal IC design and simulation, and transistor-level CMOS design. Knowledge of Verilog or Verilog-AMS and lab debugging of mixed-signal devices are also required, along with teamwork and communication skills.

  Verilog, Verilog-AMS

• 1mo

  IP Firmware Design Engineer

  Toronto, ON

  Full Time

  AS

  Altera Semiconductor Technology Canada ULC

  2+ YOECandidates need a bachelor's degree in an engineering or computer science field, 2+ years of digital hardware design or verification (SystemVerilog, Verilog or VHDL), and 2+ years of scripting or software programming (Python, TCL, Perl, C or C++).

  Quartus Prime, SystemVerilog, Verilog, VHDL, Python, TCL

• 1mo

  Lead Digital Verification Engineer

  Mount Royal, SK

  Full Time

  C

  Cadence

  Candidates need an engineering degree in electrical, computer or computer science, plus understanding of verification methodologies such as UVM and metric-driven verification. Strong problem-solving skills, English communication and experience with SystemVerilog assertions are required.

  SystemVerilog, UVM, Python, Perl, Ruby, Cadence tools

  1mo

  Lead Digital Verification Engineer

  Mount Royal, SK

  Full Time

  C

  Cadence

  Candidates need an engineering degree in electrical, computer or computer science, plus understanding of verification methodologies such as UVM and metric-driven verification. Strong problem-solving skills, English communication and experience with SystemVerilog assertions are required.

  SystemVerilog, UVM, Python, Perl, Ruby, Cadence tools

• 1mo

  Digital IC Design Engineering Intern

  Ottawa, ON

  Full Time

  S

  Semtech_Canada_Corporation

  Candidates need a solid academic grounding in digital electronic circuits, strong analytical and problem-solving skills, and the ability to learn quickly and work alone or in a team. Knowledge of SystemVerilog, Verilog or VHDL, experience with chip design tools and Python scripting are assets.

  SystemVerilog, Verilog, VHDL, Python, CAD tools

• 1mo

  Senior ASIC Verification Engineer, Coherent High Speed Interconnect

  Toronto, ON

  Full Time

  NC

  NVIDIA Canada Dev. Inc.

  3+ YOECandidates need a Bachelor's or Master's degree or equivalent experience, plus 3+ years of verification work. Strong SystemVerilog and UVM skills, C++ and scripting, and coherent interconnect experience are expected.

  UVM, C++, VCS, Debussy, GDB

• 1mo

  Concepteur(trice), FPGA / Designer, FPGA

  Mont-Royal, QC +1

  Full Time

  UE

  Ultra Electronics TCS Inc (Canadian Federal)

  5+ YOEBaccalauréat ou maîtrise en génie électrique ou informatique; 5 ans et plus d'expérience en conception FPGA et DSP; Maîtrise de VHDL, Verilog ou SystemVerilog et des outils Vivado ou Quartus

  Xilinx Vivado, Intel Quartus, Modelsim, QuestaSim, MATLAB, Simulink

• 1mo

  Firmware Development Engineer

  Ottawa, ON

  Full Time

  VS

  Viavi Solutions Canada ULC

  7+ YOECandidates need 7+ years of embedded firmware experience, strong C and C++ skills for bare-metal and Linux systems, and experience with ARM or DSP processors. Experience with FPGA interfacing, serial protocols, embedded Linux and debugging tools is also required.

  JTAG, oscilloscope, logic analyzer, Git, Verilog, Xilinx Zynq

• 1mo

  Principal Engineer - Analog Design

  Ottawa, ON

  $107k–$157k/yrFull Time

  MC

  Microchip - Canada

  5+ YOECandidates need a Master's or PhD in electrical engineering and at least 5 years of analog and mixed-signal circuit experience. Microchip Technology prefers experience with ADCs, DACs, filters, PLLs, DLLs and high-speed I/Os, plus scripting in SKILL, Python, Perl or Tcl.

  Cadence, Verilog-A, SKILL, Python, Perl, Tcl

• 1mo

  Principal Engineer - Design

  Burnaby, BC

  $86k–$186k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  10+ YOEMicrochip Semiconductor Canada ULC needs candidates with a BS or MS in electrical or computer engineering and 10+ years of experience. Strong skills in serial protocols, Linux, C, Python and HDL design are required.

  Cadence Palladium, Cadence Protium, FPGA, protocol analyzers, test and defect tracking tools

  1mo

  Technical Staff Engineer - Design

  Burnaby, BC

  $107k–$226k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  12+ YOECandidates need a B.S. in electrical engineering with 12+ years of related experience, hands-on pad ring and bump map work for advanced SoC designs, and knowledge of IO standards such as SerDes, DDR, PCIe and CXL. Scripting skills in Tcl or Python are required.

  Orbit IO, ISP, Tcl, Python, Verilog, SVN

  1mo

  ASIC Development Engineer

  Burnaby, BC

  $76k–$114k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  2+ YOECandidates need a Bachelor's in Electrical or Computer Engineering and 2+ years of relevant industry experience, or a Master's in the same field. They need strong C++ or Python scripting, debugging and problem-solving skills, and clear written and verbal communication.

  Verilog, VHDL, C++, Python

  1mo

  Senior SoC Design Engineer

  Burnaby, BC

  $86k–$186k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  3+ YOECandidates need a Bachelor's or Master's in electrical or computer engineering and 3 to 5 years of related experience, including RTL design in SystemVerilog and Verilog. Experience with ASIC design flows, synthesis, static timing analysis and PCI-Express is valued.

  Synopsys Design Compiler, Cadence Incisive, Verilog, Perl, Python, Tcl

  1mo

  Senior Engineer - Analog Design

  Ottawa, ON

  Full Time

  MS

  MCHP Semiconductor Canada ULC

  3+ YOECandidates need a Master's or PhD in Electrical Engineering and about 3 to 5 years of analog or mixed-signal IC design experience. They should know PLLs, ADCs, filters or high-speed I/O and use Cadence IC design tools.

  Cadence IC design tools, Verilog-A, Skill, Python, Perl, Tcl

  1mo

  Senior Technical Staff Engineer - Analog Design

  Ottawa, ON

  Full Time

  MS

  MCHP Semiconductor Canada ULC

  10+ YOECandidates need a Master's or Doctorate in Electrical Engineering or a related field and 10+ years of analog and mixed-signal IC design experience, including PLLs, DLLs, ADCs, DACs and high-speed I/O. Strong skills in Cadence tools, scripting and multi-site teamwork are required.

  Cadence, Verilog-A, Skill, Python, Perl, Tcl

16 companies