As of November 7, 2026, Jobsy lists 5 design verification engineer jobs in Toronto, ON. The most active employers are Amazon Development Centre Canada ULC, AMD, Inc. and Astera Labs. Skills often requested: perl, python, systemverilog and electrical engineering.
No matching filters. Try another name.
5 jobs·Latest jobs · Canada··
Why we group jobs by company
Jobs from the same identified company share one card in each results page. As you load more, we merge that company’s additional jobs into its existing card, so large employers do not keep taking extra space. Use the arrows or numbered dots to browse, or View all to compare its loaded jobs and reach the company’s full list. Company pages show separate job cards.
3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog/SystemVerilog and UVM skills, and solid knowledge of digital design fundamentals. They also need ASIC design flow experience and the ability to write clear design documentation.
3+ YOETalentlab needs candidates with 3 to 8 years of design verification experience and strong SystemVerilog and UVM skills. Experience with SerDes, DSP or mixed-signal designs is needed, and Ethernet and PCIe knowledge is a strong plus.
4+ YOECandidates need a bachelor's degree in electrical engineering or a related field and at least 4 years of design verification experience using constrained-random simulation such as UVM. Strong debugging skills across IP, SoC and full-system levels are required.
8+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 8+ years of constrained-random verification experience (such as UVM), including testbench development. Experience across IP, SoC and full-system verification, plus formal, emulation or scripting skills, is highly desired.
Astera Labs: Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.
2+ YOECandidates need a bachelor's degree in electrical engineering or a related field and 2 to 5 years of verifying complex chips. Hands-on SystemVerilog, UVM and C/C++ experience, including C/C++ integration with SystemVerilog, is required, as is authorization to work in Canada.