“AI EDA tools” jobs in Canada – Page 2

No matching filters. Try another name.

Results

• 12d

  Engineer

  Markham, ON

  On-site

  

  Qualcomm Canada ULC

  1+ YOECandidates need a bachelor's degree in engineering or a related field, plus 6 months to 2 years of experience in chip design, VLSI or digital design, including internships. They should understand digital logic and timing, know basic physical design steps, and have scripting skills in Python, Tcl, Perl or Shell.

  Verilog, SystemVerilog, EDA tools

  12d

  FY27 Intern - Camera Design Engineering Internship - Canada (12 or 16 months)

  Vancouver, BC

  On-siteInternship

  

  Qualcomm Canada ULC

  1+ YOECandidates need to be enrolled toward a bachelor's degree in electrical, computer or a related engineering or science field. They need experience in Tcl, Perl, Python and SystemVerilog, plus academic or project VLSI experience as an asset.

  Verilog, Tcl, Perl, Python, EDA tools

• 14d

  Senior Mixed Signal Design Engineer

  Toronto, ON

  Full Time

  NC

  NVIDIA Canada Dev. Inc.

  5+ YOECandidates need a master's degree in electrical or computer engineering or equivalent experience, at least 5 years of industry analog design, and deep-submicron (especially FinFET) CMOS design skills. Experience with Cadence, Spectre or HSpice simulation and testbench development is also required.

  Cadence Virtuoso, Spectre, HSpice, Finesim, XA

• 16d

  Senior Package Layout Engineer

  Ottawa, ON +2

  Full Time

  S

  Semtech_Canada_Corporation

  5+ YOECandidates need a bachelor's degree in engineering or physics, five years of high-speed package or advanced PCB layout experience, and advanced EDA layout tool skills. Strong communication and the ability to work independently in a fast-paced environment are also required.

  Cadence APD, Cadence Allegro, EDA layout tools

• 17d

  Software Developer - Backend (Intermediate to Senior)

  Toronto, ON

  HybridFull Time

  

  Xanadu: is a Canadian quantum technology company, and one of the world's leading photonic quantum hardware providers.

  3+ YOECandidates need a BSc in computer science, engineering, physics, math or a related field, and 3+ years (intermediate) or 7+ years (senior) of professional software development. They need strong Python, Go or Rust skills, PostgreSQL, API development, Docker and cloud experience, and the ability to learn new scientific domains.

  PostgreSQL, Docker, AWS, GitHub Actions, Python, Go

  17d

  Senior Analog ASIC Design Engineer

  Toronto, ON

  HybridFull Time

  

  Xanadu: is a Canadian quantum technology company, and one of the world's leading photonic quantum hardware providers.

  5+ YOEXanadu needs 5+ years of analog or mixed-signal IC design experience, with a track record of taking designs to tested silicon. Candidates need deep experience with high-speed or high-voltage circuits, multiple process nodes, and Cadence tools, plus a Bachelor's or Master's in electrical engineering.

  Cadence

  17d

  Principal Analog ASIC Design Engineer

  Remote in Canada

  RemoteFull Time

  

  Xanadu: is a Canadian quantum technology company, and one of the world's leading photonic quantum hardware providers.

  10+ YOECandidates need 10+ years of analog or mixed-signal IC design experience, including leading complex tape-outs to silicon. They also need deep analog circuit design skills, multi-node process experience, and Cadence EDA mastery.

  Cadence

• 22d

  R&D Engineering, Staff Engineer

  Ottawa, ON

  S

  Synopsys

  7+ YOECandidates need 7-8+ years of experience with a bachelor's degree, 5-6+ with a master's, or 3-4+ with a PhD, in an engineering or computer science field. They need strong skills in CAD or simulation infrastructure, scripting in Python, Tcl or Shell, and Linux environments.

  Synopsys EDA design suite, Linux, Python, Tcl, Shell

• 22d

  Senior Digital ASIC Design Engineer - DSP/Analog/SerDes

  Ottawa, ON

  CC

  Celero Communications, Inc.

  10+ YOECandidates need a Master's or PhD in electrical or computer engineering, 10+ years of digital ASIC design, and strong Verilog or SystemVerilog skills. Knowledge of DSP, high-speed SerDes, mixed-signal or optical communications, plus ASIC flows and EDA tools, is also required.

  Verilog, SystemVerilog, Python, Tcl, MATLAB, UVM

• 25d

  Validation Lead-Fuse/SoC

  Markham, ON

  Full Time

  AI

  AMD, Inc.

  Candidates need a bachelor's or master's in electrical or computer engineering, semiconductor and digital circuit knowledge, and silicon bring-up experience. Experience with eFuse or fuse repair, and scripting in Python, Perl or Tcl, is required.

  Python, Perl, Tcl, SQL, EDA tools, ATE platforms

  29d

  3D IC and ADVANCED PACKAGING CAD ENGINEER

  Markham, ON

  Full Time

  AI

  AMD, Inc.

  Candidates need a computer or electrical engineering degree, experience in 3D-IC and advanced packaging, and hands-on work with Synopsys or Cadence EDA tools. Strong Python, TCL and Perl scripting on Linux, plus experience applying AI or LLMs to CAD or hardware design, are preferred.

  Synopsys 3DIC Compiler, Synopsys EDA tools, Cadence EDA tools, Verilog, UPF, Python

  29d

  Printed Circuit Board PCB Design and Layout Engineer

  Markham, ON

  Full Time

  AI

  AMD, Inc.

  Candidates need extensive experience designing complex printed circuit boards in tools such as Cadence Allegro, Altium or Zuken, plus a Bachelor's or Master's degree in electrical or computer engineering. Strong high-speed routing and fabrication knowledge is preferred.

  Cadence Allegro, OrCAD, Altium, Zuken, PADS, ODB++

  29d

  Lead Physical Design Engineer, Place & Route

  Markham, ON

  Full Time

  AI

  AMD, Inc.

  Candidates need hands-on place-and-route experience on complex or advanced-node designs, proficiency with Synopsys Fusion Compiler, Cadence and Siemens EDA tools, and scripting in TCL, Perl or Shell. A bachelor's or master's degree in electrical or computer engineering is preferred.

  Synopsys Fusion Compiler, Cadence, Siemens EDA, TCL, Perl, Shell

  29d

  SoC Lead Engineer – LEC & Low Power Signoff

  Markham, ON

  Full Time

  AI

  AMD, Inc.

  Candidates need proven SoC implementation and tapeout experience, in-depth LEC and low power static verification skills, and hands-on use of Formality or Conformal, VC-LP or CLP, and Design Compiler or Fusion Compiler. Verilog, VHDL, UPF, Tcl, Perl and Python skills and a BS/MS in electrical engineering or a related field are also expected.

  Synopsys Formality, Cadence Conformal, Synopsys VC-LP, Cadence Conformal Low Power, Design Compiler, Fusion Compiler

  29d

  STA/Constraints Engineer

  Vancouver, BC

  Full Time

  AI

  AMD, Inc.

  Candidates need industry experience in STA, constraints and timing signoff, and expert use of Synopsys PrimeTime and GCA (ICC2 or Fusion Compiler desired). Scripting in Perl, TCL, Shell or Python and Verilog RTL experience are valued.

  ICC2, Verilog

• 26d

  RTL Design Engineer - AI Tools

  Toronto, ON

  $100–$175/hr

  

  Mercor

  3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog, SystemVerilog and UVM skills, and solid digital design fundamentals. Experience with ASIC design flows and EDA tools is also required.

  Verilog, SystemVerilog, UVM, EDA tools

  26d

  Design Verification Engineer - Fully Remote | Upto $175/hr

  Toronto, ON

  $100–$175/hr

  

  Mercor

  3+ YOECandidates need 3 to 10 years of digital RTL design or design verification experience, strong Verilog/SystemVerilog and UVM skills, and solid knowledge of digital design fundamentals. They also need ASIC design flow experience and the ability to write clear design documentation.

  Verilog, SystemVerilog, UVM, EDA tools

• 28d

  Hardware Engineer

  Markham, ON

  HybridFull Time

  

  NUVACORE

  5+ YOECandidates need a bachelor's degree in electrical or computer engineering and 5+ years of high-speed board design experience. They must know schematic and PCB tools, high-speed interfaces, power delivery, and hands-on lab debugging.

  Cadence Allegro, OrCAD, Concept HDL, Altium Designer, oscilloscope, logic analyzer

• 28d

  Principal Engineer, CAD

  Ottawa, ON

  

  SiTime Corporation: SiTime Corporation (Nasdaq: SITM), the market leader in silicon MEMS timing, is an analog and semiconductor company that is revolutionizing the…

  7+ YOECandidates need a BA or BS in electrical engineering, computer science or a related field and at least 7 years of CMOS IC CAD support experience. They must know Cadence, Synopsys and Siemens EDA tools, scripting languages such as SKILL, Python and Tcl, and Linux.

  Cadence Virtuoso, Spectre, Assura, Innovus, Tempus, Synopsys Design Compiler

• 28d

  Staff Design Verification Engineer

  Toronto, ON

  T

  Talentlab

  9+ YOECandidates need a Bachelor's or Master's in computer science, electrical engineering or a related field, plus at least 9 years of ASIC design verification experience. Strong SystemVerilog and UVM skills and advanced debugging are required.

  SystemVerilog, UVM, EDA tools

  28d

  Staff Physical Design Engineer

  Toronto, ON

  T

  Talentlab

  5+ YOECandidates need 5+ years of physical design experience on digital ASICs, including advanced nodes like TSMC N5, N4P or N3. They must know industry EDA tools, PnR, timing analysis and physical verification, and be strong in TCL, Python or Perl.

  Synopsys ICC2, Cadence Innovus, Calibre, PrimeTime, RedHawk, TCL

  28d

  Analog IC Design Engineer

  Toronto, ON

  T

  Talentlab

  5+ YOECandidates need an MSc or PhD in electrical engineering or a related field and 5+ years of analog IC design experience, preferably silicon-proven. They need hands-on advanced CMOS experience, SPICE and Verilog-A simulation skills, and EDA tool proficiency.

  SPICE, Verilog-A, EDA tools

• 28d

  Software Development Co-op Student (Winter 2027)

  Ottawa, ON

  $21–$25/hrInternship

  T

  TechInsights

  Candidates need to be enrolled in post-secondary study in Computer Science, Data Science or a related field, with hands-on software development experience. Strong communication, analytical skills and experience in an Agile environment are also needed.

  Angular, React, Infrastructure as Code, EDA tools

• 29d

  Physical Design Engineer Intern (Toronto)

  Toronto, ON

  AL

  Astera Labs Early Career - North America 2027

  Candidates need to be pursuing a bachelor's or master's degree in electrical, computer or a related engineering field. Coursework or hands-on experience with VLSI, digital logic and timing concepts, plus Unix/Linux and a scripting language such as Tcl or Python, is needed.

  Innovus, PrimeTime, Genus, Calibre, Voltus, Tcl

13 companies