“chips” jobs in Canada – Page 36

No matching filters. Try another name.

Results

• 1mo

  Business Development Manager

  Ontario

  Full Time

  AW

  Arterra Wines Canada, Inc.

  3+ YOECandidates need 3 to 5 years of business development, corporate or luxury sales experience, a WSET 3 or equivalent sommelier designation, strong communication skills and a valid driver's licence. Lifting wine cases up to 45 pounds is required, and a business degree with sales expertise is preferred.

  Sales, Relationship building, Cold calling, Procurement, Strategic planning, Pricing strategies

• 1mo

  First Class Chief Power Engineer & Environmental Manager

  Gimli, MB

  $154k/yrFull Time

  DC

  Diageo Canada

  5+ YOECandidates need a valid 1st Class Power Engineer certification, 5 to 10 years of industrial experience, and team leadership and regulatory compliance experience. A higher education in engineering or environmental fields and knowledge of ISO 14001 are assets.

  Site Manager, Inspection, Regulatory compliance, Reporting, Process improvement, Team leadership

• 1mo

  Principal Engineer-Firmware

  Burnaby, BC

  $86k–$186k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  8+ YOECandidates need a Bachelor's degree in electrical or computer engineering, 8+ years of embedded firmware experience, strong C programming and RTOS knowledge. Strong communication, problem solving and documentation skills are also required.

  C, RTOS, ThreadX, firmware debug tools

  1mo

  Principal Engineer - Design

  Burnaby, BC

  $86k–$186k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  10+ YOEMicrochip Semiconductor Canada ULC needs candidates with a BS or MS in electrical or computer engineering and 10+ years of experience. Strong skills in serial protocols, Linux, C, Python and HDL design are required.

  Cadence Palladium, Cadence Protium, FPGA, protocol analyzers, test and defect tracking tools

  1mo

  Principal Engineer -Design

  Saskatoon, SK

  Full Time

  MS

  MCHP Semiconductor Canada ULC

  10+ YOECandidates need 10 years of experience in synthesis, static timing analysis and formal verification, plus tapeout experience on 16nm or smaller processes. Strong scripting skills and a degree in computer science or electrical/VLSI engineering are required.

  Cadence Genus, TCL, Perl, Python, UPF, CPF

  1mo

  Senior SoC Design Engineer

  Burnaby, BC

  $86k–$186k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  3+ YOECandidates need a Bachelor's or Master's in electrical or computer engineering and 3 to 5 years of related experience, including RTL design in SystemVerilog and Verilog. Experience with ASIC design flows, synthesis, static timing analysis and PCI-Express is valued.

  Synopsys Design Compiler, Cadence Incisive, Verilog, Perl, Python, Tcl

  1mo

  Senior Engineer II - Physical Design

  Burnaby, BC

  $86k–$186k/yrFull Time

  MS

  MCHP Semiconductor Canada ULC

  7+ YOECandidates need a 4-year Electrical or Electronics Engineering degree and 7.5+ years of ASIC development experience. They need hands-on skill in synthesis, static timing and place and route for high-performance designs, plus Python, Perl or TCL scripting.

  Verilog, VHDL, Python, Perl, TCL

  1mo

  Senior Manager-Design Engineering

  Burnaby, BC +2

  Full Time

  MS

  MCHP Semiconductor Canada ULC

  12+ YOECandidates need a Bachelor's or Master's in electrical or computer engineering, 12+ years of related experience and proven experience leading engineering teams. Strong coaching skills, debugging ability and Verilog or VHDL design experience are required; SOC, communication protocols, Synopsys or Cadence tools and 28nm process experience are assets.

  Verilog, VHDL, Synopsys, Cadence

• 1mo

  Solution Architect - (Healthcare/Life Sciences or Financial Services)

  Toronto, ON +1

  RemoteFull Time

  SC

  salesforce.com Canada Corporation

  7+ YOECandidates need 7+ years of enterprise project experience using waterfall and agile methods, plus 1+ years in a regulated industry, with strong Salesforce configuration skills. Strong communication, presentation and architecture skills are essential, and a Veeva or Financial Service Cloud background is strongly recommended.

  Salesforce, Claude, Cursor, Elements Cloud, Veeva, Financial Service Cloud

• 1mo

  Journeyperson Concrete Finisher / Mason

  Merritt, BC

  $35.98–$51.40/hrFull Time

  LI

  Ledcor Industrial Limited

  4+ YOECandidates need a Journeyperson Concrete Finisher / Mason ticket or at least 4 years of concrete experience, plus industrial, heavy civil or mining project experience. A CSTS-09, CSTS-2020 or CSO ticket, valid photo ID and passing a pre-access drug and alcohol test are also required.

  floats, trowels, screeds, power trowel

• 1mo

  Manager, Relationship Management - Discover Payment Network

  Toronto, ON

  $157k–$180k/yrFull Time

  CO

  Capital One Canada

  6+ YOECapital One Canada needs candidates with 6+ years of payments industry sales, business development, relationship management, or consultative experience. A bachelor's degree in business, finance, or marketing and technical payments expertise are preferred.

  Client relationship management, Sales, Regulatory compliance, Lead generation, Risk management, Project management

  1mo

  Sr. Manager, Relationship Management - Discover Payment Network

  Toronto, ON

  $184k–$210k/yrFull Time

  CO

  Capital One Canada

  8+ YOECapital One Canada needs at least 8 years of experience in business development, sales, payments or relationship management, and at least 8 years of technical expertise in payment technologies such as mobile payments and chip technology. A bachelor's degree in business, finance or marketing is preferred.

  Client relationship management, Sales, Anti-money laundering, Market analysis, Regulatory compliance, Risk management

• 1mo

  Principal Analog Circuit Designer

  Ottawa, ON

  $142k–$226k/yrFull Time

  CC

  Ciena Canada ULC

  7+ YOECandidates need a Master's degree in an engineering or applicable science field and 7+ years of advanced CMOS or BiCMOS design experience. They must have mm-wave analog design experience and skill with Cadence Virtuoso, Calibre, STAR-RC and MMSIM.

  Cadence Virtuoso, Calibre, STAR-RC, MMSIM, HFSS, EMX

  1mo

  Ingénieur(e) mécanique / Mechanical Engineer

  Quebec

  Full Time

  CC

  Ciena Canada ULC

  3+ YOECandidates need a bachelor's degree in mechanical engineering or a related field and at least 3 years of design experience in a product development setting. Strong teamwork, organization, and clear communication skills are also required.

  Creo, ANSYS

  1mo

  Ingénieur de Validation de Composant/ Product Validation Engineer - New Grad

  Quebec

  $57k–$91k/yrFull Time

  CC

  Ciena Canada ULC

  Baccalauréat en physique, génie physique, génie électrique ou optique; Capacité à travailler en équipe multidisciplinaire; Excellente communication écrite et orale en français et en anglais

  MATLAB, Python, JMP

• 1mo

  Confidential Computing Software Architect

  Canada

  Full Time

  

  SiFive, Inc.

  Candidates need prior experience implementing system software for confidential compute workloads, familiarity with Intel, AMD and ARM confidential computing and trusted execution environments, strong software engineering skills in C, and experience writing and reviewing specifications.

  C, Linux, RISC-V

  1mo

  Linux Kernel Architect

  Canada

  Full Time

  

  SiFive, Inc.

  Candidates need experience with concurrency-sensitive upstream Linux kernel code, debugging hardware and software bugs in CPUs and SoCs, and working with CPU architects. They also need experience with Linux on FPGA or emulation, hypervisors, and familiarity with the RISC-V architecture.

  Linux kernel, OpenSBI, hardware debuggers, FPGA, emulation platforms

• 1mo

  Staff Physical Design Engineer

  Remote in Canada

  Remote

  

  EnCharge AI

  10+ YOECandidates need a Bachelor's or Master's in electrical, computer or a related engineering field and 10 to 15 years of physical design experience. Strong Cadence, static timing analysis, low-power and EM/IR skills, plus Tcl or Python scripting, are required.

  Cadence design tools, Tcl, Python

  1mo

  Senior NPU Architect

  Remote in Canada

  Remote

  

  EnCharge AI

  5+ YOECandidates need a BS or MS in EE, CS or a related field with 5-8 years of relevant experience, or a PhD with 2-4 years. Knowledge of computer architecture, digital design, AI/ML workloads, C/C++, Python and Verilog or SystemVerilog is required.

  C++ simulation framework, Verilog, Python

  1mo

  Lead DFT Engineer

  Remote in Canada

  Remote

  

  EnCharge AI

  12+ YOE2+ MgmtCandidates need 12+ years of DFT experience, including at least 2 years in a lead or principal role, and a bachelor's degree in a related field. Deep expertise in memory and logic test, FinFET advanced nodes, and low-power DFT is required.

  Synopsys TestMAX, Siemens Tessent, Cadence Modus, ATE (Automated Test Equipment)

• 1mo

  DV - Staff Verification Engineer - Serdes

  Canada

  On-siteFull Time

  E

  Eliyan

  7+ YOECandidates need at least 7 years of verification experience, including 4 years in PHY or high-speed interfaces, with deep SerDes/PCIe PHY expertise and strong UVM/SystemVerilog skills. Eliyan also values experience verifying mixed-signal IP and integrating VIPs.

  SystemVerilog, UVM, Jasper Gold, vc-formal, Python, Perl

  1mo

  Digital - ASIC Design Automation & Integration Engineer

  Canada

  On-siteFull Time

  E

  Eliyan

  5+ YOEEliyan needs candidates with a relevant engineering degree and five or more years in ASIC or SoC design or design automation. Candidates must know lint, CDC and synthesis tools, SystemVerilog, Python, Tcl, Git, Linux and CI/CD pipelines, and be authorized to work in the United States or Canada.

  SpyGlass, QuestaLint, Genus, Fusion Compiler, Jenkins, Git

• 1mo

  Principal High-Speed Analog Layout Design Engineer

  Ottawa, ON

  CC

  Celero Communications, Inc.

  10+ YOECandidates need 10+ years of hands-on analog and mixed-signal layout experience, including advanced FinFET nodes and a record of owning major IP layout macros. They must know verification tools such as Calibre and Pegasus, device physics and layout-dependent effects, and be able to work with international and remote teams.

  Cadence Virtuoso, Calibre, Pegasus, SKILL, TCL, Python

• 1mo

  Systems Engineer, Data Center Debug

  Toronto, ON

  

  Tenstorrent: Tenstorrent is a next-generation computing company that builds computers for AI.

  Candidates need hands-on post-silicon or hardware debug experience and a solid grasp of processor architecture such as RISC-V, x86 or ARM. They must be comfortable in the lab with oscilloscopes and logic analyzers, and work well with ASIC, firmware, software and validation teams.

  oscilloscope, logic analyzer, protocol analyzer, Python, C

12 companies